Analysis of Carbon Nano Structures for On-chip Interconnect Application

نویسندگان

  • P. Murugeswari
  • A. P. Kabilan
  • S. Rohini
  • P. Pavithra
چکیده

This paper proposes the carbon nano structures particularly Carbon nanotube (CNT), Graphene Nanoribbon (GNR), with excellent electrical, thermal and mechanical properties making them an emerging alternative for future onchip interconnect applications. Analysis of CNT and GNR as onchip interconnect has been performed with the help of existing equivalent circuit model. Performance metrics such as delay, bandwidth, power delay product (PDP) have been considered. Performances of carbon nano structures (CNT and GNR) are better than Cu interconnect at all levels of interconnect, even when the technology scales below 22nm. The Single Layer GNR and Single Walled CNT exhibit only 0.5% and 0.7% of the delay observed in copper interconnects respectively. Extreme reduction in power dissipation has also been justified with the results. Thus it obeys Moore’s law even when technology scales into tens of nanometer.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Integrity and Integration Issues for Nano-Tube Based Interconnect Systems

As we continue miniaturization of circuits into nano-scale, interconnects have been recognized as the limiting factor for next generation of computing structures. To increase the density of integration many approaches have been proposed such as System on Chip (SoC), System in Package (SIP), and Networks on Chip (NoC)which all must address the interconnect issue address. Current approaches to So...

متن کامل

Scaling and evaluation of carbon nanotube interconnects for VLSI applications

The work in this paper addresses the need to evaluate the impact of emerging interconnect technologies, such as carbon nanotubes (CNTs), in the context of system applications. The critical properties of CNTs are described in terms of equivalent material parameters such that a general methodology of interconnect sizing can be used. This methodology is used to rescale the interlayer dielectric (I...

متن کامل

Comprehensive Evaluation of Crosstalk and Delay Profiles in VLSI Interconnect Structures with Partially Coupled Lines

In this paper, we present a methodology to explore and evaluate the crosstalk noise and the profile of its variations, and the delay of interconnects through investigation of two groups of interconnect structures in nano scale VLSI circuits. The interconnect structures in the first group are considered to be partially coupled identical lines. In this case, by choosing proper values for differen...

متن کامل

Interconnect Challenges and Carbon Nanotube as Interconnect in Nano VLSI Circuits

This chapter discusses about the behavior of Carbon Nanotube (CNT) different structures which can be used as interconnect in Very Large Scale (VLSI) circuits in nanoscale regime. Also interconnect challenges in VLSI circuits which lead to use CNT as interconnect instead of Cu, is reviewed. CNTs are classified into three main types including Single-walled Carbon Nanotube (SWCNT), CNT Bundle, and...

متن کامل

Tantalum/ Nitrogen and n-type WO3 semiconductor/FTO structures as a cathode for the future of nano devices

In the last decades an important number of research papers published on nano chip electrode and cathode electrochromic materials. Tantalum (Ta) with so high melting point can be as a good candidate for the future of nano chip devices. However, its surface has not enough trap centers and/or occupation states, so nitrogen ions exposed on Ta surafce, may solve this problem. For this purpose, in th...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2015